E-resources
Peer reviewed
-
Wei, Jiangbo; Zhang, Chenghao; Liu, Maliang
IEEE transactions on circuits and systems. II, Express briefs, 03/2022, Volume: 69, Issue: 3Journal Article
This brief presents a 1GS/s 11bit hybrid voltage-time pipelined analog-to-digital converter (ADC) that leverages 1-bit dither correlation-based background calibration to correct the gain errors in residue amplifier (RA), voltage-to-time converter (VTC) and time-to-digital converter (TDC) caused by mismatch and the variations of process, voltage and temperature (PVT). A dual-supply two-stage no Miller-compensated residue amplifier (RA) with complementary inverter-based pre-amplifier, is applied to achieve high gain, high linearity and high bandwidth. The presented ADC occupies an active area of 0.083 mm 2 in 28 nm process. It achieves an SNDR of 58.2dB and an SFDR of 63.7dB after the calibration in the entire Nyquist zone, while consuming 14.9mW at 0.9/1.8V, contributing to Walden figure-of-merit (FoM) value of 22.1 fJ/conversion-step.
![loading ... loading ...](themes/default/img/ajax-loading.gif)
Shelf entry
Permalink
- URL:
Impact factor
Access to the JCR database is permitted only to users from Slovenia. Your current IP address is not on the list of IP addresses with access permission, and authentication with the relevant AAI accout is required.
Year | Impact factor | Edition | Category | Classification | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Select the library membership card:
If the library membership card is not in the list,
add a new one.
DRS, in which the journal is indexed
Database name | Field | Year |
---|
Links to authors' personal bibliographies | Links to information on researchers in the SICRIS system |
---|
Source: Personal bibliographies
and: SICRIS
The material is available in full text. If you wish to order the material anyway, click the Continue button.