E-resources
Peer reviewed
-
Guilar, N.J.; Lau, F.; Hurst, P.J.; Lewis, S.H.
IEEE journal of solid-state circuits, 02/2007, Volume: 42, Issue: 2Journal Article
A passive CMOS switched-capacitor finite-impulse-response equalizer is described. A sampling rate of 200 MS/s is achieved by six time-interleaved channels. Nonlinear parasitic capacitance scales the equalized output but does not affect the zero locations of the equalizer for a binary or ternary data signal. The 4-tap equalizer prototype is fully differential. At 200 MS/s, the equalizer dissipates 19.5 mW, which is virtually all consumed by clock drivers, and occupies an active area of 1.3 mm 2 in a 0.35 mum CMOS process
