E-resources
Peer reviewed
Open access
-
Zhang, Guangjun; Jiang, Yanfeng
AIP advances, 02/2023, Volume: 13, Issue: 2Journal Article
In the paper, novel multi-bit parallel pipeline circuit design of STT-MRAM is proposed to improve the read and write efficiency. The shift register is utilized to change the series data into the parallel ones. Combined with the corresponding sense amplifier (SA) circuit and the write drive circuit, 4-bit data can be read or written in parallel in single cycle. With the 32 Kbit data test, the efficiencies of the read and the write operations of the proposed pipeline circuit are increased by 72.3% and 74.4%, separately, with the comparison of the incumbent series operations. The proposed strategy has potential application in the embedded high speed STT-MRAM.
Shelf entry
Permalink
- URL:
Impact factor
Access to the JCR database is permitted only to users from Slovenia. Your current IP address is not on the list of IP addresses with access permission, and authentication with the relevant AAI accout is required.
Year | Impact factor | Edition | Category | Classification | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Select the library membership card:
If the library membership card is not in the list,
add a new one.
DRS, in which the journal is indexed
Database name | Field | Year |
---|
Links to authors' personal bibliographies | Links to information on researchers in the SICRIS system |
---|
Source: Personal bibliographies
and: SICRIS
The material is available in full text. If you wish to order the material anyway, click the Continue button.