E-viri
Recenzirano
-
Kim, Jeongkyun; Yook, Byungho; Lee, Youngo; Choi, Taemin; Choi, Kyuwon; Lee, Chanho; Lee, Juchang; Kim, Hyeongcheol; Yun, Seok; Do, Changhoon; Kwak, Minwoo; Kim, Mijoung; Li, Yunrong; Tang, Hoyoung; Kim, Jaeyoung; Lee, Inhak; Seo, Dongwook; Baeck, Sangyeop
IEEE journal of solid-state circuits, 04/2024, Letnik: 59, Številka: 4Journal Article
In this article, we present a 4.13-GHz ultrahigh-speed (UHS) pseudo two-port SRAM for high-performance computing (HPC) in 4-nm FinFET technology. By applying the bitline (BL) charge time reduction (BLCTR) with clamped BL discharge (CBLD) scheme that improves BL charge and write time, the flying word-line (WL) architecture that enhances WL enable time, and the dual address pumping (DAP) architecture with flip-flop that reduces read and write switching time and address latching time, the proposed pseudo two-port SRAM demonstrates a UHS performance with a 4.13-GHz operating speed. A test-chip using the proposed scheme and architecture is fabricated in Samsung 4 nm FinFET technology and demonstrates UHS pseudo two-port 32-Kb SRAM operating at 4.13 GHz under 0.85 V and 100 c conditions.
Avtor
![loading ... loading ...](themes/default/img/ajax-loading.gif)
Vnos na polico
Trajna povezava
- URL:
Faktor vpliva
Dostop do baze podatkov JCR je dovoljen samo uporabnikom iz Slovenije. Vaš trenutni IP-naslov ni na seznamu dovoljenih za dostop, zato je potrebna avtentikacija z ustreznim računom AAI.
Leto | Faktor vpliva | Izdaja | Kategorija | Razvrstitev | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Baze podatkov, v katerih je revija indeksirana
Ime baze podatkov | Področje | Leto |
---|
Povezave do osebnih bibliografij avtorjev | Povezave do podatkov o raziskovalcih v sistemu SICRIS |
---|
Vir: Osebne bibliografije
in: SICRIS
To gradivo vam je dostopno v celotnem besedilu. Če kljub temu želite naročiti gradivo, kliknite gumb Nadaljuj.