Akademska digitalna zbirka SLovenije - logo
E-viri
Celotno besedilo
Recenzirano
  • Reduced Electroforming Volt...
    Chen, Yen-Ting; Fowler, Burt; Chang, Yao-Feng; Wang, Yanzhen; Xue, Fei; Zhou, Fei; Lee, Jack C.

    ECS solid state letters, 03/2013, Letnik: 2, Številka: 5
    Journal Article

    In this letter, we have investigated the effects of incorporating a thin silicon layer into a SiO2-based resistive switching random access memory. The thin silicon layer was deposited onto the sidewall region of the device by physical vapor deposition. It is found that this thin silicon layer effectively reduces the electroforming voltage and stabilizes device current in both low- and high-resistance programmed states. It is concluded that the improved performance is due to formation of a more robust, more uniform conducting filament. As a result of this advantage, stable tri-state programming can be achieved in the SiO2-based resistive memory device.