NUK - logo

Search results

Basic search    Expert search   

Currently you are NOT authorised to access e-resources NUK. For full access, REGISTER.

7 8 9
hits: 86
81.
  • A CMOS SoC for 56/18/16 CD/... A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications
    Jyh-Shin Pan; Hao-Cheng Chen; Bing-Yu Hsieh ... 2006 43rd ACM/IEEE Design Automation Conference, 2006
    Conference Proceeding

    A SoC, integrating RF/AFE and 1.5 Gb/s SATA PHY, is presented. It supports 471 Mb/s bit-rate at 18timesS DVD. A partial parity mode reduces SDRAM bandwidth. A power control mode minimizes system ...
Full text
82.
  • Learning the determinants of satisfaction and usage intention of instant messaging
    Lin, Chieh-Peng; Huang, Hsiu-Nien; Joe, Sheng-Wuu ... Cyberpsychology & behavior 11, Issue: 3
    Journal Article

    This study proposes a model for evaluating usage intention toward interactive information technology. The test results reveal that usage intention is influenced directly by satisfaction, perceived ...
Check availability
83.
  • A 20 to 24 GHz +16.8 dBm Fu... A 20 to 24 GHz +16.8 dBm Fully Integrated Power Amplifier Using 0.18 \mu CMOS Process
    Yung-Nien Jen; Jeng-Han Tsai; Chung-Te Peng ... IEEE microwave and wireless components letters, 2009-Jan., 2009-01-00, Volume: 19, Issue: 1
    Journal Article

    A 20-24 GHz, fully integrated power amplifier (PA) with on-chip input and output matching is realized in 0.18 mum standard CMOS process. By cascading two cascode stages, the PA achieves 15 dB small ...
Full text
84.
  • A 20 to 24 GHz + 16.8 dBm F... A 20 to 24 GHz + 16.8 dBm Fully Integrated Power Amplifier Using 0.18 mu rm m CMOS Process
    Jen, Yung-Nien; Tsai, Jeng-Han; Peng, Chung-Te ... IEEE microwave and wireless components letters, 01/2009, Volume: 19, Issue: 1
    Journal Article

    A 20-24 GHz, fully integrated power amplifier (PA) with on-chip input and output matching is realized in 0.18 mum standard CMOS process. By cascading two cascode stages, the PA achieves 15 dB small ...
Full text
85.
  • Fully Integrated CMOS SoC f... Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY
    Jyh-Shin Pan; Tse-Hsiang Hsu; Hao-Cheng Chen ... 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, 2006
    Conference Proceeding

    Multi-format CD/DVD SoC, integrating an RF/AFE and a 1.5 Gb/s SATA PHY, is presented. It supports a 471Mb/s 18times DVD. A partial parity mode reduces SDRAM bandwidth and a power control mode ...
Full text
86.
  • A Scalable Peer-to-Peer IPT... A Scalable Peer-to-Peer IPTV System
    Lu, Meng-Ting; Nien, Hung; Wu, Jui-Chieh ... 2007 4th IEEE Consumer Communications and Networking Conference, 2007-Jan.
    Conference Proceeding
Full text
7 8 9
hits: 86

Load filters