-
VLSI physical design [Elektronski vir] : from graph partitioning to timing closureKahng, Andrew B., 1963-Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. ... Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. VLSI Physical Design: From Graph Partitioning to Timing Closure introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closureVrsta gradiva - e-knjigaZaložništvo in izdelava - Dordrecht ; New York : Springer, cop. 2011Jezik - angleškiISBN - 978-90-481-9591-6; 90-481-9591-8COBISS.SI-ID - 1543463903
Povezava(-e):
SpringerLink e-books 2008-2012Celotno besedilo dostopno za uporabnike SpringerLink slovenskega konzorcija neprofitnih institucij
Full text accessible to the users of SpringerLink Slovenian Consortium of Non-Profit Institutions
DOI
Avtor
Kahng, Andrew B., 1963-
Teme
Integrated circuits |
Very large scale integration |
Design and construction |
Timing circuits |
Design and construction |
Computer-aided design |
Circuits and Systems |
Logic Design |
Electronics and Microelectronics, Instrumentation |
Computer-Aided Engineering (CAD, CAE) and Design |
Computer-aided design |
Integrated circuits |
Very large scale integration |
Design and construction |
Timing circuits |
Design and construction |
Ingénierie |
Electronic books
Vnos na polico
Trajna povezava
- URL:
Faktor vpliva
Dostop do baze podatkov JCR je dovoljen samo uporabnikom iz Slovenije. Vaš trenutni IP-naslov ni na seznamu dovoljenih za dostop, zato je potrebna avtentikacija z ustreznim računom AAI.
Leto | Faktor vpliva | Izdaja | Kategorija | Razvrstitev | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Baze podatkov, v katerih je revija indeksirana
Ime baze podatkov | Področje | Leto |
---|
Povezave do osebnih bibliografij avtorjev | Povezave do podatkov o raziskovalcih v sistemu SICRIS |
---|
Izberite prevzemno mesto:
Prevzem gradiva po pošti
Obvestilo
Gesla v Splošnem geslovniku COBISS
Izbira mesta prevzema
Mesto prevzema | Status gradiva | Rezervacija |
---|
Prosimo, počakajte trenutek.