E-viri
-
Srinivasa, Srivatsa; Tu, Yung-Ning; Si, Xin; Xue, Cheng-Xin; Lee, Chun-Ying; Hsueh, Fu-Kuo; Shen, Chane-Hone; Shieh, Jia-Min; Yeh, Wen-Kuan; Ramanathan, Akshay Krishna; Ho, Mon-Shu; Sampson, Jack; Chang, Meng-Fan; Narayanan, Vijaykrishnan
2019 Symposium on VLSI Technology, 2019-JuneConference Proceeding
This paper presents the first monolithic 3D two-layer reconfigurable SRAM macro capable of executing multiple Compute-in-Memory (CiM) tasks as part of data readout. Fabricated using low cost FinFET based 3D+-IC, the SRAM offers concurrent data read from both layers and write from layer 2 with 0.4V \text{V}_{\text{dd}\min} 12.8x improved computation latency is achieved as compared to near memory computation of successive Boolean operations.
![loading ... loading ...](themes/default/img/ajax-loading.gif)
Vnos na polico
Trajna povezava
- URL:
Faktor vpliva
Dostop do baze podatkov JCR je dovoljen samo uporabnikom iz Slovenije. Vaš trenutni IP-naslov ni na seznamu dovoljenih za dostop, zato je potrebna avtentikacija z ustreznim računom AAI.
Leto | Faktor vpliva | Izdaja | Kategorija | Razvrstitev | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Baze podatkov, v katerih je revija indeksirana
Ime baze podatkov | Področje | Leto |
---|
Povezave do osebnih bibliografij avtorjev | Povezave do podatkov o raziskovalcih v sistemu SICRIS |
---|
Vir: Osebne bibliografije
in: SICRIS
To gradivo vam je dostopno v celotnem besedilu. Če kljub temu želite naročiti gradivo, kliknite gumb Nadaljuj.