E-viri
-
Tran, Dinh T.; GaWon Kim; Max Sunghwan Min; Bautista, Harold; Nian Zhou; Baekkyu Choi; Seungyong Cha; Se-ho You
2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems, 2013-Oct.Conference Proceeding
In this paper, a DDR3L simulation topology for ARM SoC application is presented and the impact of the board power delivery network (PDN) on a DDR3L memory interface is simulated and analyzed. The analysis of the DDR3L PDN of the package and board will be discussed in the frequency-domain while the DDR power noise and DDR3L data signals are analyzed in the time-domain. A timing jitter comparison of the measured and simulated eye-diagram is presented. Finally, the analysis verifies the importance of including the board PDN to accurately predict the performance of the DDR3L memory interface in the simulation and modeling environment.
Avtor
![loading ... loading ...](themes/default/img/ajax-loading.gif)
Vnos na polico
Trajna povezava
- URL:
Faktor vpliva
Dostop do baze podatkov JCR je dovoljen samo uporabnikom iz Slovenije. Vaš trenutni IP-naslov ni na seznamu dovoljenih za dostop, zato je potrebna avtentikacija z ustreznim računom AAI.
Leto | Faktor vpliva | Izdaja | Kategorija | Razvrstitev | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Baze podatkov, v katerih je revija indeksirana
Ime baze podatkov | Področje | Leto |
---|
Povezave do osebnih bibliografij avtorjev | Povezave do podatkov o raziskovalcih v sistemu SICRIS |
---|
Vir: Osebne bibliografije
in: SICRIS
To gradivo vam je dostopno v celotnem besedilu. Če kljub temu želite naročiti gradivo, kliknite gumb Nadaljuj.