Verilog HDL synthesis : a practical primer

Faculty of Electrical Engineering, Lj. (FERLJ)

Verilog HDL synthesis : a practical primer

Bhasker, Jayaram

Type of material - book ; adult, serious

Publication and manufacture - Allentown (PA) : Star Galaxy Publishing, cop. 1998

Language - english

ISBN - 0-9650391-5-3

COBISS.SI-ID - 3195988

Keep searching

Holdings
Availability in other libraries

Call number – location, accession no. ...	Copy status	Reservation
IN:0048607	on loan - outside loan, due date: not specified

Access to the JCR database is permitted only to users from Slovenia. Your current IP address is not on the list of IP addresses with access permission, and authentication with the relevant AAI accout is required.

Year	Impact factor		Edition		Category		Classification
Year	JCR	SNIP	JCR	SNIP	JCR	SNIP	JCR	SNIP

Links to authors' personal bibliographies	Links to information on researchers in the SICRIS system

Source: Personal bibliographies and: SICRIS

The material from the parent unit is free. If the material is delivered to the pickup location from another unit, the library may charge you for this service.

Pickup location	Material status	Reservation

Upload image

Shelf entry

Adding material to shelf was successful.

Adding material to shelf failed.

It was not necessary to add the material to the shelf.

Permalink

E-mail

Impact factor

Select the library membership card:

DRS, in which the journal is indexed

Select pickup location:

Material pickup by post

Notification

Citations

Subject headings in COBISS General List of Subject Headings

Select pickup location

Reservation was successful.

Reservation failed.

Reservation...

Bibliographic data

Number of loans

Loan was successful

Loan failed

Loan was successful

Loan failed

Loan was successful

Loan failed

Loan was successful

Loan failed

Theme