E-resources
-
Ying Ju; Fule Li; XiuJu He; Chun Zhang; Zhihua Wang
2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), 2016-JuneConference Proceeding
A novel aperture error reduction technique for subrange successive approximation register analog-to-digital converter (SAR ADC) is presented in this paper. By reusing capacitors of flash ADC during fine conversion phase, thermometer coarse capacitors belonging to CDAC can be removed from the circuit. Compared with the conventional subrange SAR ADC without front-end T/H, this technique can minimize aperture error effectively. The reduced number of sample capacitors also lowers the input capacitance. The proposed 11-bit 200Ms/s subrange SAR ADC, which consists of a 3.5-bit flash ADC for coarse conversion and an 8-bit SAR ADC for fine conversion is designed in a 65nm process with 1.2V power supply. Simulation results show that this design achieves 67.32dB SNDR and consumes 2.676mW.
![loading ... loading ...](themes/default/img/ajax-loading.gif)
Shelf entry
Permalink
- URL:
Impact factor
Access to the JCR database is permitted only to users from Slovenia. Your current IP address is not on the list of IP addresses with access permission, and authentication with the relevant AAI accout is required.
Year | Impact factor | Edition | Category | Classification | ||||
---|---|---|---|---|---|---|---|---|
JCR | SNIP | JCR | SNIP | JCR | SNIP | JCR | SNIP |
Select the library membership card:
If the library membership card is not in the list,
add a new one.
DRS, in which the journal is indexed
Database name | Field | Year |
---|
Links to authors' personal bibliographies | Links to information on researchers in the SICRIS system |
---|
Source: Personal bibliographies
and: SICRIS
The material is available in full text. If you wish to order the material anyway, click the Continue button.